Abstract: The problem of anomaly detection is considered when multiple processes are observed sequentially, but it is possible to sample only a subset of them at a ...

Abstract: A 1.3–4-GHz quadrature-phase digital delay-locked loop (DDLL) with sequential delay control and a reconfigurable delay line is designed using a 28 nm CMOS process. The time resolution of the ...